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Vector architectures lack tools for research. Consider the gem5 simulator, which is possibly the leading plat- 
form for computer-system architecture research. Unfortunately, gem5 does not have an available distribu- 
tion that includes a flexible and customizable vector architecture model. In consequence, researchers have 
to develop their own simulation platform to test their ideas, which consume much research time. However, 
once the base simulator platform is developed, another question is the following: Which applications should 
be tested to perform the experiments? The lack of Vectorized Benchmark Suites is another limitation. To face 
these problems, this work presents a set of tools for designing and evaluating vector architectures. First, the 
gem5 simulator was extended to support the execution of RISC-V Vector instructions by adding a param- 
eterizable Vector Architecture model for designers to evaluate different approaches according to the target 
they pursue. Second, a novel Vectorized Benchmark Suite is presented: a collection composed of seven data- 
parallel applications from different domains that can be classified according to the modules that are stressed 
in the vector architecture. Finally, a study of the Vectorized Benchmark Suite executing on the gem5-based 
Vector Architecture model is highlighted. This suite is the first in its category that covers the different pos- 
sible usage scenarios that may occur within different vector architecture designs such as embedded systems, 
mainly focused on short vectors, or High-Performance-Computing (HPC), usually designed for large vectors. 
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uring the past four decades, the evolution of supercomputing has been very progressive. In 1997,
he fastest computer in the world, the ASCI Red featuring Intel processors, had a top performance
f 1.06 TeraFLOPS, while in 2020, a single Intel processor tops 1 TeraFLOPS. In fact, Exascale
omputing has become the new milestone for supercomputing. In the most basic sense, Exascale
1,018 floating-point operations per second) will provide the capability to perform more realis-
ic simulation about the processes involved in precision medicine, regional climate, the unseen
hysics in materials discovery and design, the fundamental forces of the universe, and much more.
owever, to arrive at Exascale levels, architectural innovations, technology breakthroughs, and
ardware and software coordination are needed. In this sense, different nations have increased
heir investments in HPC projects such as the European Processor Initiative (EPI) [ 1 ] in Europe,
he Exascale Computing Project (ECP) in the US [ 2 ], the Post-K project in Japan [ 3 ], and the Na-
ional Key R&D project in China [ 4 ], competing in what today is called “The race to Exascale.”
Parallelism at multiple levels is now the driving force of computer designs where energy is one
f the primary constraints. One effective way to achieve high performance and efficiency is the
xploitation of data-level parallelism (DLP). In this sense, parallel architectures can deliver good
erformance at a lower cost. One category of parallel hardware organization is termed Single In-
truction Multiple Data (SIMD) [ 5 ]. Two variants of SIMD are multimedia extensions and vector
rchitectures [ 6 ]. Multimedia extensions allow executing a set of predefined operations over vec-
or registers of a fixed length. In contrast, in a Vector Architecture, there is no single preferred
ector length, just the Maximum Vector Length (MVL) is defined, and the application can use any
ector length that does not exceed the maximum. Nowadays, most commodity CPUs implement
rchitectures that feature SIMD instructions. Common examples for Multimedia extensions in-
lude Intel x86’s MMX, SSE, AVX, AVX2 and AVX-512 [ 7 ], MIPS’s MSA [ 8 ], ARM’s NEON [ 9 ];
or vector architectures, the well-known vector extensions for NEC [ 10 ] and CRAY, and the new
ector extensions ARM’s SVE [ 11 ] and RISC-V V extension [ 12 ], which are considered part of “the
eemergence of vectors .”
Exascale systems will be strongly constrained by energy efficiency. In that sense, SIMD process-
ng plays an important role in the development of the new Exascale systems. SIMD instruction set
rchitectures (ISAs) are very expressive, enabling a good representation of high-level HPC algo-
ithm semantics to be carried into the microarchitecture. Also, SIMD is potentially more energy-
fficient, since a single instruction can launch many data operations. Finally, and perhaps the
iggest advantage of SIMD from the software perspective, is the ease-of-programmability, since
he programmer continues thinking sequentially, and SIMD is close to the already familiar Single
nstruction Single Data (SISD) category. 
In that sense, RISC-V [ 13 ] ISA is opening new opportunities for academia and industry with the
ncorporation of the new vector extension. In fact, this vector extension has arrived just at the most
onvenient moment where the quest for extreme energy efficiency hardware has renewed interest
n vector architectures. It has not been long, since RISC-V announced the first stable release of
he RISC-V vector extension, and there are already several open and commercial-based products.
ome examples are Ara [ 14 ] from ETH Zurich and Xuantie-910 [ 15 ] from the Chinese companyCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 















































l  libaba, to name a couple. Also, in the HPC projects mentioned above, clear research examples
n vector architectures can be seen. In the case of the EPI project, a design based on the new
ISC-V vector extension was proposed as one of the essential points to develop power-efficient
nd high-throughput accelerators. In the case of the Post-K project, breaking news puts Japan at
he top in the TOP500 [ 16 ] list released in June 2020. Fujitsu put into operation parts of the Fugaku
upercomputer originally scheduled to start operating in 2021. Fugaku is built with the Fujitsu
64FX microprocessor based on the ARM 8.2-A architecture. This architecture adopts the Scalable
ector Extension (SVE) as an efficient way to achieve Exascale computing. Since there is no single
olution to arrive at Exascale, novel ideas on vector architectures must be explored. 
.1 Tools for research on Vector Architectures 
ne of the most-used platforms for computer-system architecture research encompassing system-
evel architecture as well as processor microarchitecture is gem5 [ 17 ], which can be used to test
hose novel ideas on vector architectures. For Multimedia extensions, gem5 has support for the In-
el’s MMX and SSE (64-bit and 128-bit extensions), which are implemented as part of the core mi-
roarchitecture. However, the support for the more current extensions such as AVX2 and AVX-512
s missing. On the vector architecture side, there is full support for the ARM SVE, where the MVL
llowed by the architecture is 2,048-bit (32 elements each 64-bit). However, despite the relevance
f vector architectures, gem5 does not have a public distribution, which includes a vector archi-
ecture model that evaluates different implementations including short (around 512-bit), medium
around 4,096-bit), and large (16,384-bit or more) vectors combined with a flexible and customiz-
ble model that fits with the research requirements. In consequence, researchers have to limit their
xplorations to the MVL allowed by the current models, which decreases the possible scenarios
hat could allow a flexible and customizable model without MVL limitation; either, researchers
ave to develop their own environment to test their ideas, which is very time-consuming. In this
ense, the incorporation of the new RISC-V vector extension will offer to the computer architecture
ommunity maximum freedom in the research and development of new acceleration technologies
here the MVL can be chosen by the architect instead of being restricted by the architecture. 
On the benchmark suites side, as novel architecture designs have appeared, the need for new
enchmark suites arises. There are several suites to measure single-core performance over data-
arallel applications such as Parboil [ 18 ] and Polybench [ 19 ]. Also, there are several suites fo-
used on parallel computing on general-purpose CPU architectures such as PARSEC [ 20 ] and HPC
hallenge Benchmark Suite [ 21 ], as well as others for heterogeneous computing such as Rodinia
 22 ] and Polybench/GPU [ 19 ], covering MPI, OpenMP, OpenCL, and CUDA programming mod-
ls, while SIMD Suites are very limited, such as ParVec [ 23 ]. It is well-known that many applica-
ions can benefit from vector execution achieving higher performance, higher energy efficiency,
nd greater resource utilization. However, the effectiveness of the hardware depends not only on
he design but also on the compiler’s ability to vectorize the code to be executed. As reported
n Reference [ 6 ], there is a tremendous variation in how different compilers perform in vectoriz-
ng programs. Supporting auto-vectorizing large codes is currently too limiting. Relying on good
erformance typically relies on the programmer’s effort; for example, rewriting to obtain well-
tructured control flow or vectorizing the code using intrinsics. This effort is one of the principal
easons for not having many vectorized benchmark suites. Despite this, suites to evaluate the dif-
erent modules that compose a Vector Architecture have received little attention from previous
ork on benchmark development. 
The contribution of this article is to present a simulator and benchmark framework, which
nables researchers to test novel ideas on vector architectures. Our gem5-based simulator base-
ine model corresponds to a decoupled vector architecture, and different vector micro-architectureACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
















































mplementations can be evaluated, since the number of physical vector registers, MVL, number
f queue entries, issue scheme, number of lanes, the latency of the functional units, latency and
opology of the lanes interconnection, and number of memory ports are customizable. To help
valuate these architectures, a novel Vectorized Benchmark Suite was developed that covers the
ifferent possible scenarios that may occur within different vector architecture designs that can
perate from short MVL to large MVL, taking into account the different modules that can be evalu-
ted in a vector architecture such as the lanes, the interconnection between lanes, and the memory
anagement. 
This article is organized as follows: In Section 2 , the background and some academic and in-
ustrial efforts on vector architectures is given. In Section 3 , a detailed description of our vector
rchitecture model implemented on gem5 is shown. Then, the RISC-V Vectorized Benchmark Suite
s presented in Section 4 , describing how the vectorized versions were implemented and showing
he degree of vectorization achieved. Once both tools are detailed in Section 5 , a study of the scal-
bility for each application executed on different configurations of the gem5-based vector archi-
ecture model is highlighted. Section 6 focuses on the related work. Finally, Section 7 summarizes
he key points of this work and gives some examples of next-generation ideas. 
 BACKGROUND 
his section presents some important concepts of vector architectures, which are needed to better
nderstand the Vector Architecture model presented in Section 3 . Also, some important academic
nd industrial efforts on vector architectures are shown. 
.1 Vector Architectures 
n elegant interpretation of SIMD is called a Vector Architecture, which has been closely iden-
ified with supercomputers designed by Seymour Cray. A key element of these architectures is
hat arithmetic/logic and load/store instructions operate on sets of vectors instead of individual
ata items. Moreover, instead of having, for example, 32 Arithmetic Logic Units (ALU) to perform
2 operations simultaneously, vector architectures typically pipeline the ALU to obtain a good per-
ormance at a lower cost. One of the main features of vector architectures is the Vector Register File
VRF), where each vector register can hold a large number of elements, and the maximum number
f elements are represented by the MVL parameter, which can vary depending on the hardware
mplementation [ 6 ]. 
Vector architectures that include multiple parallel pipelines, also known as lanes, can produce
wo or more results per clock cycle. Adding multiple vector processing lanes is a popular technique
hat leads to an advantage in performance and scalability, as shown by Asanovíc [ 24 ]. In a multi-
ane vector architecture, one lane operates with a register subset of the overall VRF and a data
ath subset of the overall vector functional units data paths, where all the lanes work fully syn-
hronized [ 25 ]. Furthermore, multi-lane vector architectures need extra hardware to control the
ynchronization between lanes and also a lane-interconnection network to allow data movement
etween all the lanes. 
Vector architectures have been traditionally applied to the supercomputing domain (Cray, NEC,
BM) in the 1970s up to the 1990s. The Cray-1 [ 26 ] introduced in 1976, was a register-based ma-
hine and the first supercomputer to successfully implement the vector processor design where
rithmetic instructions operate on vector registers while separate vector load and store instruc-
ions move data between memory and vector registers. In the early ’80s, Japanese manufacturers
NEC, Fujitsu, and Hitachi) entered the vector supercomputer market, introducing lines of parallel
ector computers [ 27 ]. In the early ’90s, there was a radical change in the computer industry. The
ntroduction of faster microprocessors substantially changed the supercomputing market mainlyCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 















































i  ecause the FLOPS/$ is substantially lower for commodity-based supercomputers, although vector
upercomputers could achieve higher FLOPS. Thus, the idea of building parallel machines based
n many out-of-order microprocessors offered an attractive alternative instead of vector super-
omputers [ 27 ]. 
In the late 1990s, there were many academic research proposals on vector architectures. Espasa
 28 ] proposed using decoupling techniques in a vector processor by splitting the instruction stream
nto three different streams through a set of queues: scalar computation instructions, vector com-
utation instructions, and memory accessing instructions (both vector and scalar), and showed
hat the performance of vector programs could be significantly improved. In a second study, Es-
asa [ 29 ] demonstrated that dynamic scheduling commonly applied to the superscalar processors
uch as register renaming and out-of-order execution could also be applied to the vector proces-
ors and obtain significant advantages. Applying dynamic scheduling, they reported a speedup
f 1.24–1.72x for realistic memory latencies. Those academic ideas were studied by the processor
anufacturers to conceive new designs. A clear example is the Cray X1 [ 30 ] launched in 2003,
hich is a distributed shared memory multiprocessor with a vector ISA (NV-1), capable of scal-
ng to thousands of processors. The design features a VRF that holds 32 physical registers with
n MVL of 64 elements where each element is 64-bit. The Cray X1 was the first to implement a
ecoupled vector micro-architecture. Decoupling between the vector memory unit and the vector
xecution unit facilitates the dynamic tolerance of memory latency. Moreover, decoupling between
he vector and scalar execution units allows scalar execution to run ahead. The next Cray design
aunched in 2007 was called BlackWidow [ 31 ]. Like its predecessor, BlackWidow implements de-
oupling from the scalar core and improves scalar-vector synchronization primitives with a new
ector ISA (NV-2). A large VRF was implemented that has 32 physical registers with an MVL of
28 elements each 64-bit wide. The design was organized as an eight-lane configuration, where
ach lane is associated with 16 elements of every vector register. 
One modern example of a vector architecture is the SX-Aurora TSUBASA [ 10 , 32 ], launched
n 2018. SX-Aurora TSUBASA features eight vector cores in a single chip with a frequency of
.6 GHz. Each vector core includes a scalar processor that provides the basic functionality as a
rocessor (Fetch, decode, exception handling, etc.) and a decoupled Vector Processing Unit (VPU).
he VPU includes renaming with 256 physical registers and Out-of-Order scheduling. The MVL is
56 elements each 64-bit wide, and it has 32 Vector Lanes with each lane featuring four pipelines
FMA0, FMA1, ALU0/FMA2, and ALU1/Store), executing up to three arithmetic operations plus
ne memory operation in parallel. 
 GEM5—VECTOR ARCHITECTURE MODEL 
he gem5 simulator has been extended to model a decoupled vector architecture. The customiza-
ion provided by the parameter-based model allows the designer to obtain a vector engine design
apable of achieving a tradeoff between performance, energy efficiency, and area. In that sense, it
s possible to simulate a design that fits with the researcher requirements. For example, a vector
ngine designed for HPC, by setting a design for large vectors (256 64-bit elements), composed
f a renaming unit capable of supporting 64 physical registers, a vector arithmetic and a memory
ueue with 16 entries; these features can be set up to work with, say, eight lanes. In contrast, the
ector engine can also be targeted for the embedded market segment by setting a design for short
ectors (8 64-bit elements), reducing the number of available physical registers, and with only
ne-lane configuration. The main goal of this work is to obtain the more flexible and customizable
ector engine for researchers; in that sense, several decisions were taken into account. 
Create a model based on RISC-V. The adoption of RISC-V is a key factor for having the max-
mum freedom both in research and development of the new technologies, without the limitationACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
















































rom hardware and software ecosystems. Furthermore, the new V extension includes a key feature
hat is unbounded MVL size, which, in combination with a flexible and customizable model, could
ead to set designs that support very long vectors. 
Decoupled vector engine. A decoupled design provides several advantages. First, decoupling
etween the vector memory unit and the vector execution unit facilitates the dynamic tolerance of
emory latency. Second, decoupling between the vector and scalar execution units allows scalar
xecution to run ahead. Implementing a vector engine as a pipeline tightly coupled to an aggres-
ive out-of-order superscalar core is a typical implementation. In fact, most commodity CPUs that
eature SIMD instructions work in this way. However, these designs are optimized for short vectors
uch as Intel’s AVX-512, where the VRF size is around 2 KB (32 vector registers each 512-bit wide),
nd the area overhead added to the superscalar core is acceptable, without limiting the maximum
requency of the superscalar core. The case for vector engines designed for long vectors is a dif-
erent story. In this case, the VRF size is around 64 KB (32 vector registers each 16,384-bit wide) or
ore when implementing renaming, which could lead to a big area overhead and could limit the
aximum frequency of the superscalar core. Contemporary vector architectures are implemented
s decoupled engines running around 1.5 GHz (e.g., Cray BlackWidow runs at 1.3 GHz, and SX-
urora TSUBASA runs at 1.6 GHz), mainly limited by the big structures needed to hold long vec-
ors. In contrast, superscalar cores run at higher frequencies. Furthermore, by having a decoupled
esign, it is possible to study different possibilities to get energy-efficient architectures. Examples
nclude clock gating, turning off the clock of inactive modules to save energy and dynamic power;
r applying dynamic voltage-frequency scaling when there are periods of low activity where there
s no need to operate at the highest clock frequency and voltage. 
.1 Scalar Core 
ifferent fully parameterizable CPU models are provided by gem5, such as the in-order CPU and
he out-of-order CPU, which allows micro-architectural simulations. In this work, extra support
o the in-order CPU pipeline was added to recognize the vector instructions and perform different
asks before sending these instructions to the vector engine. The core runs concurrently with the
ector engine, so most of the scalar operations are amortized underneath vector execution. The
calar core is responsible for fetching and decoding the vector instructions and carrying it through
he pipeline. Most of the vector instructions are treated as a nop operations in the scalar core.
urthermore, if the vector instruction has a scalar operand as a source, it must read the scoreboard
o check if the source operand is ready. Then, the vector instructions continue to the next stages
ntil they reach the commit stage, where they are sent to the vector engine. With this, the vector
nstruction execution will not be interrupted by any possible control hazard, such as a miss branch
rediction generated by older scalar instructions. 
One of the current limitations is that RISC-V is supported only in Syscall Emulation mode,
hich implies that interrupts, exceptions, and fault handlers are trapped and managed by the host
ithout running a handler routine to manage the event. More detailed information about current
imitations is given in Section 3.2.6 . Having said the above, once the vector instruction is sent to the
ector engine, it can be retired from the scalar pipeline, since any exception generated by a vector
nstruction, such as a page fault caused by a memory request, is trapped and managed by gem5. 
.2 Vector Engine 
nce the vector instructions arrive at the vector engine, they are first renamed to remove the
alse dependencies, increasing the amount of instruction-level parallelism (ILP) that can be ex-
loited. Then, two operations are performed in parallel. The first is to assign one entry in the
eorder buffer, and the second is to allocate the instruction in a temporal queue depending on theCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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i  nstruction type (arithmetic or memory). Once assigned in the corresponding queue, the instruc-
ion waits until it fulfills the requirements to be issued; its operands become ready, and the cor-
esponding execution unit is available (the memory unit or the vector lane). Then, when the in-
truction completes execution, the commit is made by retiring the instruction and freeing up the
ardware resources consumed. Our decoupled architecture design has some other unique features
or efficiency. For example, as explained in Section 3.2.3 , the vector lane architecture was carefully
uned to minimize pipeline bubbles due to structural hazards. The following subsections present
 more detailed description of the components of the vector architecture model. 
Figure 1 shows the general view of the vector engine model. Some specific configurations are
lso included to explain the interaction between the internal modules. The model presented cor-
esponds to a multi-lane vector engine. By setting eight lanes, only one memory port could be
nough to feed all the lanes, taking into account that the cache line size is set to 512-bit (8 ele-
ents each 64-bit), and with every cache line request it is possible to send one element to each
ane in an interleaved fashion. The MVL is set to 16,384-bits (256 elements each 64-bit). The VRF
ine size is set to 512-bits. Also, a ring topology for lane interconnection is chosen. 
3.2.1 Vector Renaming. As part of the dynamic scheduling implemented in the design register
enaming is performed. The goal of the renaming is to remove false dependencies by changing
he names of the source logical registers to its corresponding physical register that was mapped
reviously. Additionally, the logical destination register is renamed to a new physical register. This
s performed by reading a structure termed as the Free Register List (FRL), which contains all theACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 

















































vailable physical registers. This mapping is stored in another structure termed as the Register
lias Table (RAT), where the logical destination operates as the write address. At the same time,
he logical sources and destination registers read the RAT to obtain the corresponding physical
ource registers and the physical destination register that was mapped by a previous instruction,
lso known as old-destination . Then, these structures are coupled with a dependency check logic
o analyze the instruction and solve any write-after-write dependencies. The physical registers
n-flight ( old-destinations ) that are no longer used are appended to the free register list at commit
ime. Detailed information about the commit process can be found in Section 3.2.2 . Finally, the
umber of physical registers can be set by the designer. 
3.2.2 Reorder Buffer. The implemented vector architecture model permits choosing the issue
cheme, which can be in-order or out-of-order; for that reason, a structure to preserve the program
rder is needed. A Reorder Buffer (ROB) is a structure that allows instructions to be committed
n-order. Also, it holds important information about the instruction that can be useful during and
t the end of its execution, such as the program counter, the physical old-destination , and a bit field
ermed as executed. The executed bit allows to know if the instruction has been completed or not.
he number of ROB entries can be set by the designer. 
When a new instruction arrives at the ROB, it is allocated in the next available entry signaled by
he tail pointer (write pointer). At the same time, the address of the assigned entry is sent together
ith the instruction to the corresponding queue. In that way, the instructions know their locations
n the ROB, and they can write to it when it is needed. 
When an instruction finalizes its execution, the executed bit field associated with the correspond-
ng ROB entry is set. It means that the instruction is ready to be committed. However, since the
ommit is performed in-order, the instruction must wait its turn to start this process. The head
ointer defines the turn (read pointer). When the instruction pointed by the head pointer has the
xecuted bit set, it means that it can commit. If this is the case, the physical old-destination is writ-
en back to the FRL structure, to be assigned later to a new instruction. Also, the head pointer
dvances to the next entry to evaluate a new instruction in the next cycles. 
3.2.3 Vector Issue Queues. As mentioned before, the design of the vector engine corresponds
o a decoupled vector architecture, meaning that memory instructions and arithmetic instructions
re buffered in different queues (Arithmetic Queue and Memory Queue) until fulfilling all the re-
uirements to be issued. In this scheme, it is allowed to execute independent memory instructions
head of arithmetic instructions and vice versa. This stage is called Issue, and it is in charge of
ispatching instructions to the vector lanes or to the vector memory unit. 
The issue stage is composed of two fundamental modules that are termed as Instruction Queue
nd the Issue Logic. The scheduling can be configured to use an in-order or out-of-order issue
cheme. In addition, the number of entries in the issue queues also can be configured. 
The instructions are issued as soon as they fulfill the requirements. First, the source operands
ust be ready; this is done by reading a structure called Valid-bit (more detailed information about
he Valid-bit structure can be found in Section 3.2.4 ). Second, the hardware resources needed for
xecution must be available. An important restriction is that the vector lanes only support the
xecution of one arithmetic instruction at a time. This means that for certain arithmetic instruction,
ll source operands can be ready. However, the issue queue must wait until the previous instruction
nishes its execution. Note that it is possible to execute memory operations at the same time. 
In the special case of the memory queue, if an out-of-order issue scheme is selected, a dynamic
emory disambiguation logic is enabled to check for possible memory hazards between load and
tores held in the queue. Once the instruction arrives at the memory queue, the disambiguation
rocess sets a bit called memory hazard . First, the load is disambiguated against all the stores inCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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he queues. In this case, for every memory reference (load/store), there is a Vector Base Address
VBA), a Vector Length (VL), a Vector Stride (VS), and Standard Element Width (SEW) in bytes.
he memory range accessed by a vector reference is defined as a set of memory locations located
etween VBA and VBA +(VL*VS*SEW) -1. Then, there is a memory hazard between a vector load
nd vector store if their corresponding memory ranges overlap at least one byte. Scatters/gathers
perations (more detailed information about gather/scatter instructions can be found in Section
.2.5 ) represent a special case where characterizing by a memory range implies more complex
mplementations. Then, these operations are executed in order. 
3.2.4 Vector Lanes. Figure 1 shows a simplified picture of the internal modules that comprise
ne vector lane. The vector engine can be configured with the required number of lanes. A key
spect is the VRF. In gem5, this is modeled as a simple memory, and it is possible to choose the
umber of read/write ports. However, the designer should take into account that in a hardware
mplementation, the number of ports would be highly constrained mainly in a large register file.
his is because adding additional ports to an SRAM memory could lead to an increase in area and
lso could limit the maximum operating frequency or require more than one cycle to read/write
n the VRF. 
One important source of overhead is the start-up time , which is the latency in clock cycles until
he pipeline is full [ 6 ]. The start-up time is principally determined by the pipeline latency of the
ector functional unit. Moreover, the number of read ports in the VRF also can influence the start-
p time. For example, in a vector engine designed for low power, a one read/write port SRAM
emory can be used. In that sense, when a vector multiply-add operation arrives at the lane, in
 first cycle, it can read the source1, in a second cycle, it can read the source2, and finally, in the
hird cycle, it can read the source3. All these read operations take three cycles, which are added
o the start-up time. On the contrary, if a VRF with three read ports and one write port is chosen,
he read of the three operands can be made in only one cycle. It is a design decision that can be
aken according to the final target. For large vectors where it takes several cycles to execute an
rithmetic operation, paying three cycles could be negligible. For a short vector where the full
ector can be computed in less than a dozen cycles, paying three cycles in every instruction could
ead to a serious loss of performance. 
When multiple lanes are enabled, each lane operates with a register subset of the overall VRF.
he elements of a vector register are interleaved across all the lanes. Figure 2 shows a detailed
xample using the same configuration presented in Figure 1 (eight-lane configuration with an
VL of 256 elements). Lane 0 is the owner of element 0, lane 1 is the owner of element 1, lane 2 is
he owner of element 2, and so on. 
The designer can specify the VRF line size (512-bit in the example shown in Figure 1 ). Then,
very read operation to the register file will return a VRF line size; for that reason, it is necessary
o perform operands buffering to store the elements read and to keep a constant stream of data to
he functional unit, avoiding bubbles in the pipeline. ACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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As soon as the first result is computed, it is sent to a structure called Write-back Buffer (WB).
his structure holds the resultant data (one 64-bit element per cycle) from the functional units.
nce the WB buffer gets the total elements corresponding to one VRF line (512-bit in the example
hown in Figure 1 ), the data can be written back in the VRF. 
Each lane has a 64-bit bus to communicate with the Vector Memory Unit. When a load operation
s performed, the Vector Memory Unit receives a complete cache line (512-bit in the example shown
n Figure 1 ) and sends it in parallel to each lane (one 64-bit element). The Load Buffer (LB) is the
tructure in charge of collecting data from the Vector Memory Unit. Once the LB completes one
RF line (eight 64-bit elements), it proceeds to write back to the VRF. Figure 3 shows a more
etailed example with the same configuration presented in Figure 1 . In the vector memory unit
ide there is a cache line with eight 64-bit elements. Those elements are sent in interleaved fashion
o each lane, meaning that Lane 0 is the owner of element 0, lane 1 is the owner of element 1, lane 2
s the owner of element 2, and so on. On the contrary, store operations read a complete line (512-
it) from the VRF and store it in the Store Buffer. This operation is performed at the same time in
ll lanes. Then, the store buffer sends one 64-bit element to the Vector Memory Unit each cycle. 
When an instruction completes execution, the corresponding physical destination must be
arked as ready to issue new instructions that were waiting for it. This is done in a structure
alled Valid-Bit , which for every physical register, one bit is added to the structure. For example,
or a vector engine with 64 physical registers, a 64-bit Valid bit structure is implemented. 
3.2.5 Vector Memory Unit (VMU). VMU receives instructions (load/store) from the memory
ueue, and it cannot accept a new instruction until it finishes its current work. This module is in
harge of managing the requests to memory. The VMU supports unit-stride, strided, and indexed
gather/scatter) addressing modes. Vector unit-stride operations access elements stored contigu-
usly in memory, starting from the effective base address. Vector strided operations access the
rst memory element at the effective base address and then access subsequent elements at address
ncrements given by the byte offset specified by a scalar source. Vector-indexed operations add
he contents of each element of the vector offset operand specified by the second vector source
perand to the effective base address to give the effective address of each element. 
Once it receives the memory instruction, as well as the memory address, the VL, and the stride
1 for unit-stride access), the VMU generates all the requested addresses and puts them in a FIFO.
hen, the requests to memory are sent in-order in a pipeline fashion. However, the memory sys-
em can answer in a different order (hit under miss support). Additionally, it is possible to set the
umber of Miss Status and Handling Registers (MSHRs), which for a large vector implementation
ould be a relevant factor to consider. The MSHRs implement a queue that holds the list of out-
tanding memory requests. Each memory request is assigned to an MSHR object that represents
 particular block of memory that has to be read or written to complete the command. When the
emory request is sent, a unique order number is assigned to each read/write request as they
ppear on the slave port. CM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 













































c  The memory port can be connected directly to any level of the memory hierarchy, unlike the
ector Lane where the timing is defined by the vector engine model. Once a request to the memory
ystem is sent, the timing is managed by the gem5 memory model. There are several configurations
hat can be used; for example, it is possible to connect the vector memory port directly to the L1-
ata cache. In another configuration, it may be possible to bypass the first level cache. It is normal
hat these kinds of architectures with large vector lengths are connected directly to L2 cache, since
 vector memory instruction can amortize long memory latency over many elements with a small
erformance degradation [ 33 ]. 
3.2.6 Lane Interconnection. The vector extension can be configured with different numbers of
anes, where the lanes work fully synchronized. However, there is a class of instructions that in-
olves communication between different vector lanes, basically for moving and addressing data
uch as vector slides, vector reductions, and vector register gather instructions. The slide instructions
ove elements up and down a vector register. The vector reduction instruction takes a vector reg-
ster group of elements and performs a reduction using some binary operator to produce a scalar
esult that is written in the element 0 of a vector register. The vector register gather instruction
eads elements from a first source vector register group at locations given by a second source
ector register group and writes it in a destination vector register. 
Therefore, an interconnection network is necessary to support this class of instructions. Two
ifferent interconnection networks (crossbar and ring network) are modeled. In the example shown
n Figure 1 , the vector lanes include a ring node (router) to communicate with the neighboring
ode. This interconnection could limit the performance for those applications that make intensive
se of the lane interconnection, but it is cheap in terms of area. On the contrary, the crossbar
nterconnection could achieve an excellent performance, but it implies a considerable increase in
rea. 
3.2.7 Capabilities and Limitations. Two different simulation modes are provided by gem5, Full
ystem (FS) mode, and Syscall Emulation (SE) mode. The first provides the ability to simulate a
ull system. It can boot an operating system, handle interrupts, exceptions, and fault handlers. The
econd, the SE mode, focuses on the CPU and memory system and does not emulate the entire
ystem. Syscalls are emulated, typically by calling the host OS. The gem5 RISC-V implementation
till does not have the support to run in FS mode. Consequently, the vector architecture model is
vailable only to run in SE mode. 
Regarding the RISC-V vector extension, three versions (0.7, 0.8, 0.9) have been released so far.
owever, between the three different versions, the changes are small. For sure, there will be more
pdates before the specification is frozen as an official release, and it is believed that point is close.
n that sense, this work has started to add vector extension support to gem5. However, the full
pecification is not implemented, leaving as future work the implementation of atomic operations,
ermutation operations, register grouping, and exception handling for the full system mode. 
3.2.8 Early Access. Progress is being made on integrating the Vector Architecture model on
he official gem5 repository [ 34 ]. It is possible to get an early access by cloning [ 35 ], a fork of the
fficial gem5 repository that includes the Vector Architecture model. Note that this is a temporary
epository only for early access, which will be removed as soon as the full code is hosted in the
fficial gem5 repository. 
 RISC-V VECTORIZED BENCHMARK SUITE 
he RISC-V Vectorized Benchmark Suite is a collection composed of seven data-parallel appli-
ations from different domains. The suite focuses on benchmarking vector micro-architectures;ACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 1. Vectorized Benchmark Suite Applications 
Application Application Domain Algoritdmical Model DLP Pattern Benchmark Suite 
Blackscholes Financial Analysis Dense Linear Algebra Regular PARSEC/PARVEC 
Canneal Engineering Unstructured Grids Irregular PARSEC/PARVEC 
Jacobi-2D Engineering Dense Linear Algebra Regular PolyBench 
Particle Filter Medical Imaging Structured Grids Mix Rodinia 
Pathfinder Grid Traversal Dynamic Programming Regular Rodinia 
Streamcluster Data Mining Dense Linear Algebra Mix PARSEC/PARVEC 



































evertheless, it can be used as well for Multimedia microarchitectures. Applications are Vector
ength Agnostic; therefore, applications can be tested using short, medium, and large VLs. The
urrent implementation is targeting RISC-V Architectures. It can be easily ported to any SIMD
SA, thanks to a wrapper library, which is developed to map vector intrinsics and math functions
o the target architecture. A study was performed of different benchmarks to select the final ap-
lications for our suite, taking into account the following criteria: 
Applications from different domains. Although the vector architectures have been tradition-
lly applied to the supercomputing domain, this suite does not try to explore a single application
omain, as was done by several benchmark suites. 
Applications with different data-level parallelism patterns. Having different data-level
arallelism patterns helps to test different real-world scenarios. While some vector architectures
an take advantage of regular data-level parallelism patterns found in the application, these archi-
ectures could poorly execute another application that presents irregular data-level parallelism pat-
ern. This property is interesting, enabling us to expose the weaknesses of some proposals/designs.
Applications that cover most of the Vector ISA. Finding an application, which uses almost
ll the vector ISA operations, is difficult. This is covered by selecting applications with different
nstruction uses. For example, applications were considered in which most of the instructions are
emory operations or applications that are compute-bound, where arithmetic operations consume
ost of the execution time. Furthermore, vector ISAs typically feature a certain set of unique
nstructions such as slide or mask operations that are not found in scalar ISAs. 
The RISC-V Vectorized Benchmark Suite is available to the computer architecture community
o evaluate vector architecture designs. It is openly and temporarily available at GitHub [ 36 ]. Like
he gem5 model, the suite will be hosted in the gem5 resources repository [ 37 ]. 
.1 Vectorized Applications 
able 1 presents general information about the seven applications selected for the Vectorized
enchmark Suite. These applications can be categorized as having regular DLP, irregular DLP,
r a mix of both. In the case of a mix there is, on the one hand, well-structured data accesses with
egular and well-known address streams, including well-structured control flow corresponding to
 regular DLP; and, on the other hand, less-structured data accesses with dynamic and difficult-
o-predict address streams, and less-structured control flow representing irregular DLP [ 38 ]. 
Table 2 presents more detailed information for every application, such as the supported VL and
he memory access pattern. It also indicates which applications stress the different vector micro-
rchitecture modules such as the lane functional units or lane interconnection network. The finalCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 2. Vectorized Benchmark Suite Applications 
Jacobi- Particle Stream 
Application Blackscholes Canneal 2D Filter Pathfinder cluster Swaptions 
Vector Length Short        
Medium       
Large      
Memory Unit Unit-stride      
Indexed   
Vector Lane Arithmetic        
Mask     
Interconnection 
Network 
Slides   
Reductions    































A  ow shows if the application has intense communication with the scalar core, featuring a tight
ixture of scalar and vector operations and accesses. 
It is important to mention that several efforts are being made from the community to include
he support for the new vector standard to the compiler. However, the current support is at an
nitial stage, limiting use to assembly code or intrinsics at best. In that sense, at this point, it is not
ossible to use auto-vectorization to obtain a different set of instructions. Having said that, all the
pplications (C and C ++ programs) were extended by adding the RISC-V vectorized version. The
mplementations make use of intrinsics, meaning that the compiler will substitute the intrinsic
y a sequence of predefined vector instructions. In that sense, the vector compiler only takes the
ecision to insert spill code (vector load/store) when the number of vector registers is not sufficient,
nd vector move instructions when a vector register is used as an argument in a function. Also,
he code was written in a Vector Length Agnostic fashion, meaning that the same binary can be
xecuted in different Vector Engine configurations with any modification. It is important to point
ut that a detailed description of the original applications is omitted; however, the suite in which
he applications were taken from is specified. For all the applications, four input sets are available:
mall, medium, large and native, which are specified in the README file of the repository [ 36 ].
ll results discussed in this document were performed using the large input set. The following
ubsections describe how the vectorized versions were implemented. Furthermore, the degree of
he vectorization achieved and how it could lead to obtain some initial insights about expected
erformance is discussed. 
4.1.1 Blackscholes. This application represents the wide field of analytic PDE solvers in gen-
ral and their application in computational finance in particular. This application was taken from
ARSEC, and a detailed description can be found in Reference [ 20 ]. 
Table 3 presents some statistics of the Blackscholes application for both the scalar and the vec-
orized implementations. The analysis for the Vectorized code takes into account three different
VL configurations: short-vectors (MVL = 8 elements each 64-bit wide), medium-vectors (MVL = 64
lements each 64-bit wide), and large-vectors (MVL = 256 elements each 64-bit wide). Total Instruc-
ions represents the number of executed instructions ( Scalar Instructions + Total Vector Instructions ).
calar Instructions represents only the instruction executed by the scalar core. Total Vector Instruc-
ions represents the instructions executed by the vector engine ( Vector Memory Instructions +Vector
rithmetic Instructions ). Vector Operations represents the number of operations performed by theACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 3. Instruction-level Characterization of Blackscholes Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 4,316,765,131 727,119,128 342,504,727 298,856,749 
Scalar Instructions 4,316,765,131 484,635,928 312,194,327 291,279,149 
Vector Memory Instructions 22,118,400 2,764,800 691,200 
Vector Arithmetic Instructions 220,364,800 27,545,600 6,886,400 
Total Vector Instructions 242,483,200 30,310,400 7,577,600 
Vector Operations 1,939,865,600 1,939,865,600 1,939,865,600 
% of Vectorization 80% 86% 87% 



































ector instructions, while scalar instructions perform only one operation per instruction, vector
nstructions perform VL operations per vector instruction. % of vectorization is defined as the ratio
f Vector Operations over the total number of operations ( Scalar Instructions + Vector Operations ).
hus, all previous data plus the Average VL give us an idea if most of the hardware resources will
e used through the program execution. The same table structure is used for all applications in
his study. 
Blackscholes is a regular DLP application where there are no dependencies between each price
omputation. The runtime profile of the scalar code shows that around 12% of the total runtime
s spent in the initialization phase, which is not vectorizable. This task executes 573,256,509 scalar
nstructions, which are not taken into account in the results presented in Table 3 to present the %
ectorization only of the region of interest (ROI). Around 85% of the runtime is used to compute
he BlkSchlsEqEuroNoDiv and CNDF functions, which corresponds to the ROI. In this code sec-
ion basic floating-point operations are computed, including fadd, fsub, fmul, fdiv, fsqrt , as well as
ogarithmic and exponential functions. The vectorization of these functions was straightforward,
ince it presents a very regular DLP. Furthermore, logarithmic and exponential functions where
lso vectorized, since most of the time is spent computing these functions. 
The total number of instructions drops considerably for the vectorized versions, not only be-
ause one vector instruction represents many scalar operations of the same type. For example, a
add.v instruction for a configuration of VL = 256 elements represents 256 scalar add instructions,
ut also it removes many control instructions needed to execute the desired number of operations.
ll the scalar instructions needed to write the “for” loop, or the data movement from/to memory
roduced by the limited number of physical scalar registers are removed. As the VL increases,
he percentage of vectorization increases because of the ratio resulting from the number of vec-
or operations, which remains equal, over the number of the total operations (scalar operations +
ector operations), which decreases as a result of the reduction of the number scalar instructions,
s shown in Table 3 . 
From previous data, it is possible to get an initial insight about the expected performance when
xecuting the program in the vector architecture model. For example, obtaining the ratio between
he number of the Total instructions of the serial version divided by the total number of operations
 Vector Operations + Scalar Instructions) obtains a Vector-Accelerator-Only (VAO) speedup of 1.78x.
everal factors can influence reducing or increasing this speedup. The execution of the remain-
ng scalar instructions can be amortized underneath vector execution or the use of parallel lanes.
ncreasing the number of lanes would be expected to obtain a linear speedup increase, since it isCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 















































p   high DLP application. However, based on the fact that the number of Vector Operations are the
ame for all versions, and omitting the use of parallel lanes, is the VAO speedup of 1.78x going to be
he same no matter the MVL configuration? The answer is no! One important difference between
he scalar and the vector execution with one lane is that the execution of the vector operations can
e pipelined, because all vector operations of one vector instruction are independent. So benefits
rom vectorization are two-fold: reduction in the total number of operations and faster execution
f vector operations, thanks to pipelining. Then, as the MVL is increased, it is possible to hide the
atency of individual operations. Then, as an initial conclusion, it can be said that for larger MVLs,
t is possible to achieve higher speedups than 1.78x. As the number of lanes is increased, obtaining
 linear speedup increase would be expected especially for larger MVL configurations where the
 of Vectorization is higher. 
4.1.2 Canneal. The Canneal application is focused on minimizing the routing cost of a chip
esign using cache-aware simulated annealing (SA). SA is a metaheuristic to approximate global
ptimization in a large search space for an optimization problem. This application is representative
f engineering workloads and features fine-grained parallelism with lock-free synchronization and
seudo-random worst-case memory access pattern. This application was taken from PARSEC, and
 detailed description can be found in Reference [ 20 ]. 
The candidate function to vectorize is swap_cost, which consumes most of the execution time.
his is potentially a very vectorizable function, because it is composed of a couple of “for ” loops
n which three basic operations are performed: subtraction, absolute value, and addition. How-
ver, the data needed to perform these operations are the locations (coordinate x and y) of each
nput and output of the picked nodes; but these locations are not contiguous data in memory.
he consequence is the need to use vector indexed load instructions, which are very costly oper-
tions. Furthermore, to use the vector indexed load operations, it is necessary to create the vector
f pointers to each input/output element to have access to the pointer of the current element loca-
ion. Creating it in every iteration is not good for the performance. Therefore, the class netlist_elem
as expanded with a new array of pointers called fan_locs that stores the pointers to all inputs and
utputs of each element; it is created in the initialization phase. Once the new array of pointers
s added to the original code, the function swap_cost can be vectorized easily by first loading the
an_locs arrays of the picked nodes and then taking those loaded addresses to perform a couple of
oad indexed operations. Computing the routing cost is vectorized by using vector arithmetic and
eduction instructions, sending the final result to the core to compute the final routing cost, and
eciding if it should be swapped or not. 
In this particular case, six configurations are presented in Table 4 , since this application fea-
ures some special case that will be discussed. Note that the initialization phase is not considered
n the results presented in Table 4 , to know the % Vectorization only of the region of interest.
n Section 5.2 , the impact in execution time caused by the addition of the fan_locs array in the
nitialization phase is shown. 
There are three relevant observations about this application. First, there is no considerable re-
uction in the number of Scalar Instructions and Total Vector Instructions. This happens because
he inputs and outputs for each node vary from 0 up to 22 connections for the large input set.
hen, the largest requested VL in this application is 22 elements each, representing a short-vector
pplication. From MVL = 8 to MVL = 32, there are slight variations in the number of Scalar Instruc-
ions and Total Vector Instructions, while from MVL = 32 up to MVL = 256, it remains constant. From
VL = 8 to MVL = 32 the variation in Total Vector Instructions is visible, since the “for” loops in the
unction swap_cost iterates 1, 2, 3, or up to 4 times, depending on the number of inputs and out-
uts for the picked node. This makes it possible to execute more Vector Instructions and, therefore,ACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 4. Instruction-level Characterization of Canneal Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 16 elements MVL = 32 elements
each 64-bit each 64-bit each 64-bit
Total Instructions 5,239,983,271 3,722,402,159 3,490,359,558 3,488,680,211 
Scalar Instructions 5,239,983,271 3,368,424,160 3,218,719,265 3,217,635,854 
Vector Memory Instructions 59,887,894 37,432,156 37,269,628 
Vector Arithmetic Instructions 294,090,105 234,208,137 233,774,729 
Total Vector Instructions 353,977,999 271,640,293 271,044,357 
Vector Operations 2,450,191,462 3,102,641,472 4,078,370,559 
% of Vectorization 42% 49% 56% 
Average VL 6.92 11.42 15.05 
MVL = 64 elements MVL = 128 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit 
Total Instructions 3,488,680,211 3,488,680,211 3,488,680,211 
Scalar Instructions 3,217,635,854 3,217,635,854 3,217,635,854 
Vector Memory Instructions 37,269,628 37,269,628 37,269,628 
Vector Arithmetic Instructions 233,774,729 233,774,729 233,774,729 
Total Vector Instructions 271,044,357 271,044,357 271,044,357 
Vector Operations 6,030,736,943 9,926,999,575 17,727,994,975 
% of Vectorization 65% 76% 85% 

























ore Scalar Instructions, since to iterate several times causes the execution of more scalar instruc-
ions such as control instructions. For MVLs equal or larger than 32 elements, the number of Total
ector Instructions is the same. Since the larger requested VL is 22, hardware implementations
ith MVL = 32 or bigger can operate on all the input and outputs for the current element in only
ne iteration. 
Second, the increase in the number of Vector Operations as the MVL is increased is substantial.
hy does this occur? When analyzing the assembly code generated by the compiler, it is noted that
here are two main factors that cause such an increase in the number of Vector Operations . First,
here is code generated by the compiler when the number of vector registers is not sufficient. Then,
dditional vector load/store statements must be inserted to storing some registers in memory and
estoring from memory to the original vector register when it finalizes. These extra statements
re referred as spill code . The compiler knows nothing about the available MVL. In that sense,
he compiler makes use of vector load/store instructions with the VL size equal to zero, which
eans to use the MVL that is supported by the micro-architecture. Then, the Vector Operations
ount increases as the MVL is increased. Second, every time that the function swap_cost is called,
s part of the input arguments, there are three vector registers, which are a mask register and
wo vector registers holding the coordinates (x and y) for each node. The compiler creates vector
ove instructions to move those input arguments to specific registers, which can be used inside
he vectorized function. This vector move instructions uses the MVL allowed by the hardware,
eaning that the full vector is copied into a new one, no matter that only a small part of the vector
egister will be used, causing the increase in the number of Vector Operations . 
Third, the % of Vectorization increases notably for large MVL configuration. This increase does
ot reflect what happens. It would be expected that the % of Vectorization increases as the MVL isCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 















































d  ncreased because of the reduction of Scalar Instructions , while the number of vector operations
emains constant. However, the number of Vector Operations also increases because of the different
easons explained above. Such an increase directly impacts the value of the % of Vectorization, since
t is calculated as the ratio between the Vector Operations over the Scalar Instructions + Vector Oper-
tions. For that reason, this increase in the % of Vectorization does not provide a real improvement
y vectorizing the application . 
From previous data, it is possible to get an initial insight about the expected performance. In
his case, it obtained a VAO speedup of 0.90x for the MVL = 8. Unlike the Blackscholes application,
anneal presents intensive communication with the scalar core. When vector computation for
very couple of picked nodes is finalized, the result is sent to the scalar core to evaluate if the
odes should be swapped or not. Then, it can be expected that many of the remaining scalar
nstructions cannot be amortized underneath vector execution. Contrary to Blackscholes, as the
VL is increased, a speedup decrease is expected, since the number of Vector Operations increases
otably . 
4.1.3 Jacobi-2D. Jacobi-2D is an iterative algorithm for determining the solutions of a diago-
ally dominant system of linear equations. This solver is often used in computational science as
art of scientific and engineering applications. This application was taken from PolyBench, and a
etailed description can be found in Reference [ 19 ]. 
The Jacobi solver is a very interesting application, because it can be vectorized by using vector
rithmetic operations, vector memory instructions, and vector element manipulation instructions.
n that sense, not only the Lanes and the Vector Memory Unit are evaluated, but also the inter-
onnection between the lanes. These vector element manipulation instructions are vslide1up.v and
slide1down.v , which move elements one position up and down a vector register. It is possible to
oad a fraction of one row and operate on it by applying vslide1up.v to obtain the left neighboring
odes and vslide1down.v to obtain the right neighboring nodes. Once the left and right neighbor-
ng nodes are aligned and top and bottom neighboring nodes are loaded, it is possible to operate
n them in parallel. 
One interesting observation is the slight variation in the number of Vector Operations . This hap-
ens because a nested “for” loop is implemented to go through the matrix to compute one complete
teration. Outside the “for” loop, a vector instruction is defined, which sets a constant. This instruc-
ion is executed only once per iteration, and for the large input set, 4,000 iterations are defined,
eaning that this instruction is executed 4,000 times. For MVL = 8 elements, means that in one
teration, this instruction is going to execute 8 Vector Operations (32,000 Vector Operations after
nalizing all the iterations). On the contrary, for MVL = 256 elements, means that in each iteration,
his instruction is going to execute 256 Vector Operations (1,024,000 Vector Operations after finaliz-
ng all the iterations). Then, if those values are subtracted from the total Vector Operations in the
orresponding configuration, this will result in the same number of Vector Operations for all the
ases. 
As an initial insight based on the data presented in Table 5 , it is possible to obtain a VAO speedup
f 1.09x. Additionally, for larger MVLs it is possible to achieve higher speedups. As increasing the
umber of lanes obtains a linear speedup, an increase would be expected, especially for larger MVL
onfigurations where the % of Vectorization is higher. 
4.1.4 Particle Filter. The Particle Filter (PF) application is a statistical estimator of the location
f a target object given noisy measurements of the state. In image analysis, the PF is utilized widely
n applications such as facial recognition. This particular implementation is optimized for tracking
ells, particularly leukocytes (white blood cells). This application was taken from Rodinia, and a
etailed description can be found in Reference [ 22 ]. This application uses special operations withACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 5. Instruction-level Characterization of Jacobi-2D Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 4,797,698,032 1,665,765,868 328,373,875 185,081,872 
Scalar Instructions 4,797,698,032 1,275,617,868 279,601,875 172,885,872 
Vector Memory Instructions 65,280,000 8,160,000 2,040,000 
Vector Arithmetic Instructions 259,894,400 32,489,600 8,124,800 
Vector Elem Manipulation Inst 64,973,600 8,122,400 2,031,200 
Total Vector Instructions 390,148,000 48,772,000 12,196,000 
Vector Operations 3,121,184,000 3,121,408,000 3,122,176,000 
% of Vectorization 71% 92% 95% 


































asks, which send resultant data to the scalar core and were not used in previous applications.
hese vector instructions are vfirst.m, which finds the lowest-numbered active element of the
ource mask vector that has its least-significant bit set and writes that element’s index to a scalar
egister; and vpopc.m, which counts the number of mask elements of the active elements of the
ector source mask register that have their least-significant bit set and writes the result to a scalar
egister. Also, this application uses complex operations such as logarithm, cosine, and square root.
The task in charge of applying a predefined motion model that represents the estimated path
hat the object will follow is a good candidate to be vectorized, because the same operations are
pplied to all objects in the frame. Furthermore, to apply the motion model, it is necessary to
enerate a sequence of random numbers using the Box-Muller transformation, which makes use
f expensive operations such as logarithm, cosine, and square root. The task that consumes most
xecution time is the guess updates based on the current location of the object. These new guesses
re used by the following frame in the video to iterate again. This task is implemented in a nested
or loop, which performs a sequential search returning an index value to update the arrays arrayX
nd arrayY . This task can be implemented by first using a vector comparison instruction to obtain
 mask representing the active elements for that iteration. Later, the vfirst.m instruction is used to
now if there is at least one active element in the generated mask and its corresponding position.
hen the criteria are met, the position of each active element is obtained to finally use the vpopc.m
nstruction to check if all elements in the vector have been set, breaking the inner loop. Otherwise,
he program continues with a new iteration until all elements get the updated position. 
Table 6 presents some statistics for the PF application. This application presents a very high
ercentage of vectorization increasing as the MVL is increased, achieving up to 91% of vector-
zation. However, the number of instructions for an MVL = 8 is reduced by 4x, and as the MVL is
ncreased, the number of instructions decreases up to 16x. The slight variation in the number of
ector Operations is similar to the case presented in Jacobi-2D. Instructions outside of the nested
oops are responsible for this slight variation. 
As was the case for previous applications, it is possible to get an initial insight about the expected
erformance. By analyzing PF, it is possible to get VAO speedup of 1.27x for the MVL = 8 and up
o 10.16x for eight-lane configuration. Unlike Blackscholes and Jacobi-2D applications, which are
egular and high DLP applications, Particle Filter presents a mix of DLP. Nevertheless, by using
first.m and vpopc.m vector instructions, it is possible to handle the less-structured control flow in
 relatively easy way. For sure, this will cause some implications in terms of performance, sinceCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 6. Instruction-level Characterization of Particle Filter Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 20,232,505,095 4,993,215,636 1,617,632,096 1,260,531,622 
Scalar Instructions 20,232,505,095 3,446,128,079 1,423,641,027 1,211,546,181 
Vector Memory Instructions 1,607,712 200,992 50,272 
Vector Arithmetic Instructions 1,545,479,845 193,790,077 48,935,169 
Total Vector Instructions 1,547,087,557 193,991,069 48,985,441 
Vector Operations 12,376,700,456 12,415,428,416 12,540,272,896 
% of Vectorization 78% 90% 91% 
Average VL 8 64 256 
Table 7. Instruction-level Characterization of Pathfinder Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 6,213,455,512 1,337,948,580 402,094,500 301,824,392 
Scalar Instructions 6,213,455,512 1,037,138,340 364,493,220 292,424,072 
Vector Memory Instructions 100,270,080 12,533,760 3,133,440 
Vector Arithmetic Instructions 120,324,096 15,040,512 3,760,128 
Vector Ele Manipulation Instr 80,216,064 10027008 2,506,752 
Total Vector Instructions 300,810,240 37,601,280 9,400,320 
Vector Operations 2,406,481,920 2,406,481,920 2,406,481,920 
% of Vectorization 70% 87% 89% 

















oth instructions cause intensive communication with the scalar core. It is expected that many of
he remaining scalar instructions cannot be amortized underneath vector execution . 
4.1.5 Pathfinder. The Pathfinder application uses the ghost zone optimization technique to find
he shortest paths on a 2-D grid. This application was taken from Rodinia, and a detailed descrip-
ion can be found in Reference [ 22 ]. The reason to select this application is due to the high per-
entage of vector element manipulation instructions. 
One interesting aspect of this application is that the algorithm implemented to find the shortest
aths inside run function is composed of a nested loop. For each node, comparisons with its corre-
ponding neighboring nodes are performed to find the smallest weight and adding it to the current
ode weight. This task is easily implemented using the vector slide1up and slide1down operations
o accommodate the neighboring nodes in the same position and operate on it to finally store the
esultant data. Vector element manipulation instructions reported in Table 7 consume 26% of the
otal vector instructions, meaning that the lane interconnection can be stressed by this applica-
ion. The number of instructions for MVL = 8 is reduced by 4.6x, and as the MVL is increased, the
umber of instructions decreases up to 20.5x. However, the percentage of vectorization increases
s the MVL is increased, achieving up to 89% of vectorization. ACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 8. Instruction-level Characterization of Streamcluster Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 128 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 36,068,326,139 6,349,730,434 2,599,142,070 2,331,242,835 
Scalar Instructions 36,068,326,139 4,325,602,994 2,241,943,122 2,093,110,203 
Vector Memory Instructions 952,530,560 119,066,316 59,533,158 
Vector Arithmetic Instructions 1,071,596,880 238,132,632 178,599,474 
Total Vector Instructions 2,024,127,440 357,198,948 238,132,632 
Vector Operations 16,193,019,520 22,860,732,672 30,480,976,896 
% of Vectorization 79% 91% 94% 


































As initial insight for Pathfinder application based on the data presented in Table 7 , it is possible to
btain a VAO speedup of 1.8x for an MVL = 8 and one-lane configuration. Also, it would be expected
o obtain a linear increase as the number of lanes increase, achieving up to 14.4x for eight-lane
onfiguration. Finally, for larger MVLs it is possible to achieve higher speedups than 1.8x. 
4.1.6 Streamcluster. The Streamcluster application solves an online clustering problem. For a
tream of input points, it finds a predetermined number of medians so each point is assigned to
ts nearest center. The program is memory bound for low-dimensional data and becomes increas-
ngly computationally intensive as the dimensionality increases. This application was taken from
ARSEC, and a detailed description can be found in Reference [ 20 ]. 
The candidate function to vectorize is “dist,” which consumes most of the execution time (95%).
his function computes the squared Euclidian distance between two points, which is calculated
s the cumulative addition of the distances between each of the point’s dimensions. This function
s highly vectorizable, but the number of vector arithmetic operations is almost the same as the
emory operations needed in each iteration, which means that a vector implementation could
e limited by the memory subsystem. Then, it is implemented by using two vector loads and two
ector arithmetic operations. Outside the inner “for” loop, a vector reduction is needed to get the
umulative addition. The resultant scalar value of the reduction is sent immediately to the scalar
ore to compute the cost of opening a new center. This is done by using the vfirst.m instruction.
ote that this last step could cause a huge impact on performance, since before starting a new
teration, it is necessary to evaluate if the cost of opening a new center would be advantageous.
his computation is made by the scalar core, meaning that for every iteration, the vector engine
eceives a block of instructions, computes them, and returns a scalar value. Later the vector engine
ill be idle while the scalar core evaluates the results. 
Table 8 presents the instruction-level characterization for Streamcluster. The number of instruc-
ions for an MVL = 8 is reduced by 5.6x, and as the VL is increased, the number of instructions de-
reases by up to 15.4x. However, the percentage of vectorization increases correspondingly with
he MVL, achieving up to 94% of vectorization. One interesting aspect of this application is that
he variation in the number of vector operations for every MVL configuration is considerable.
his variation in the number of Vector Operations is similar to the case presented in Jacobi-2D and
article Filter; instructions outside the nested loops cause this variation. However, in this case the
ariation is huge, because the number of instructions outside the loop are half of the total instruc-
ions in one call to “dist” function. Then, the number of Vector Operations is equal to the number ofCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 9. Instruction-level Characterization of Swaptions Application 
Scalar Code Vectorized Code 
MVL = 8 elements MVL = 64 elements MVL = 256 elements 
each 64-bit each 64-bit each 64-bit
Total Instructions 26,846,776,223 6,337,441,159 1,022,467,455 456,078,412 
Scalar Instructions 26,846,776,223 4,173,151,623 751,931,263 388,444,364 
Vector Memory Instructions 370,323,456 46,290,432 11,572,608 
Vector Arithmetic Instructions 1,793,966,080 224,245,760 56,061,440 
Total Vector Instructions 2,164,289,536 270,536,192 67,634,048 
Vector Operations 17,314,316,288 17,314,316,288 17,314,316,288 
% of Vectorization 81% 96% 98% 
































u  ector Instructions multiplied by the MVL parameter, meaning that the larger the MVL is, the more
ector operations are executed. As a preliminar y obser vation, it can be said that it is an application
hat does not benefit much from larger MVLs, because more vector operations are executed for
his case compared with shorter MVLs. 
Based on the data presented in Table 8 , it is possible to get an initial insight about the expected
erformance. A VAO speedup of 1.75x for an MVL = 8 and one lane configuration could be achieved.
s the MVL increases, it is not clear if speedup improvements could be expected, since the number
f Vector Operations also increases. The increase in the number of parallel lanes could give a slight
peedup increase. As mentioned before, this application is memory bound for the large input set,
hen, the speedup could be limited by the memory subsystem. This discussion continues in Sec-
ion 5.7 , showing the results of the application executed on different Vector engine configurations.
4.1.7 Swaptions. The Swaptions application uses the Heath-Jarrow-Morton (HJM) framework
o price a portfolio of swaptions based on Monte Carlo simulation to compute the prices. The HJM
ramework describes how interest rates evolve for risk management and asset-liability manage-
ent for a class of models. This application was taken from PARSEC, and a detailed description
an be found in Reference [ 20 ]. 
The application has three most time-consuming functions, which are RanUnif, serialB, and Cum-
ormalInv. RanUnif function is in charge of performing a random initialization. This initialization
onsumes nearly 10% of the total execution time. This function can be vectorized by defining MVL
umber of seeds instead of only one as in the scalar version. By vectorizing this function, the
utput differs by a very small difference. It is because the following generated random numbers
re calculated based on the new vector of seeds instead of only one. The final standard error is
ometimes slightly smaller or slightly bigger. The next function is serialB , which generates the cu-
ulative normal distribution matrix necessary to calculate the HJM paths. It consumes 26% of the
otal execution time. This function is implemented using three nested “for ” loops. Inside this nested
for ” loop, the function CumNormalInv is called to compute the inverse of the cumulative normal
istribution function. This function consumes 22.98% of the total execution time. This function has
 regular DLP pattern and computes basic floating-point operations, including fadd, fsub, fmul , and
div , and also logarithmic functions. 
Table 9 presents the statistics of the Swaptions application. The number of instructions for
VL = 8 is reduced by 4.2x, and as the MVL is increased, the number of instructions decreases
p to 74x. The percentage of vectorization increases as the MVL is increased, achieving up toACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Table 10. Gem5 Evaluation Environment 
Config. 1 to 4 Config. 5 to 8 Config. 9 to 12 Config. 13 to 16 Config. 17 to 20 Config. 21 to 24 
Scalar Core - Clock Frequency - 2 GHz 
Dual-Issue 64-bit RISC-V superscalar in-order pipeline, 
Vector Engine - Clock Frequency - 1 GHz 
# Lanes # Lanes # Lanes # Lanes # Lanes # Lanes 
1 2 4 8 1 2 4 8 1 2 4 8 1 2 4 8 1 2 4 8 1 2 4 8 
MVL 512-bit MVL 1024-bit MVL 2048-bit MVL 4096-bit MVL 8192-bit MVL 16384-bit 
(8 × 64-bit) (16 × 64-bit) (32 × 64-bit) (64 × 64-bit) (128 × 64-bit) (256 × 64-bit) 
Renaming with 40 Physical Registers 
VRF 2.5 KB VRF 5 KB VRF 10 KB VRF 20 KB VRF 40 KB VRF 80 KB 
1 pipelined arithmetic unit / Lane 
VMU with 1 Memory Port connected to L2, 512-bit memory interface 
Ring topology for Lane Interconnection 
Memory System 
32 KB L1I – latency 4 cycles – cache line 512-bit 
32 KB L1D – latency 4 cycles – cache line 512-bit 
256 KB L2 – latency 12 cycles – cache line 512-bit 


























8% of vectorization. Considering previous data, it is possible to achieve a VAO speedup of 1.24x.
his application presents a regular and high DLP pattern. For this reason, as the number of lanes
ncrease a linear speedup increase would be expected especially for larger MVL configurations
here the % of Vectorization is higher. 
 EVALUATION 
his work is intended to be used as a base model for research on vector architectures. Rather than
resenting approaches for the best performance, a discussion is presented that evaluates the results
btained in the analysis presented in Section 4 , and the results are obtained when the vectorized
ISC-V benchmarks are executed in the previously presented gem5 simulator with several vector
ngine configurations. The vector engine is attached to a superscalar in-order processor, with
he system configurations shown in Table 10 . Twenty-four configurations are evaluated for the
ector engine. First, from one up to eight lanes was configured. By doing this, and setting only
ne memory port, it could be enough to feed up to eight lanes, taking into account that the cache
ine size is set to 512-bit (8 elements each 64-bit), and with every cache line request it is possible
o send one element to each lane in an interleaved fashion. The MVL allowed varies from 512-bits
p to 16,384-bits. All the configurations implement renaming with 40 physical registers, leading to
RF sizes from 2.5 KB to 80 KB for the different configurations. Issue queues with in-order issue
ogic are set. Each lane features only one pipelined arithmetic unit. Also, a ring topology for lane
nterconnection is chosen. The designer is able to choose simpler or more aggressive configurations
ccording to the research requirements. 
.1 Blackscholes 
igure 4 shows the execution time (left axis) and speedup (right axis) obtained for the different
onfigurations. Also, the VAO speedup (right axis) is shown to discuss these results. The obtained
peedup for MVL = 8 and one lane configuration is 2.22x, which is higher than the VAO speedupCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Fig. 4. Blackscholes runtime/speedup. 






















l  1.78x). This happens because many of the remaining scalar instructions can be amortized under-
eath vector execution. As the MVL is increased, speedup improvements are seen as discussed in
ection 4.1.1 . Regarding the expected linear increase as the number of lanes is increased, it is not
ompletely accurate. Configurations with small- and medium-size MVL do not benefit consider-
bly from adding more lanes, unlike configurations that use large vectors. This is mainly because,
n all configurations, the start-up time is incurred. As mentioned before, the start-up time is prin-
ipally determined by the pipeline latency of the vector functional unit. However, the number of
ead ports in the VRF can also influence the start-up time. For all the configurations, a VRF with
nly one read/write port was set, meaning that to feed the source buffers with the corresponding
ource operands, one, two, or three cycles are needed, depending on the number of sources used
y the instruction. Then, those extra cycles are added to the start-up time . For low MVL configura-
ions, the start-up time is high compared to the total execution time of the instruction. In this case,
he advantage for regular and high DLP applications for large MVL is visible since the start-up
ime becomes minimal compared with the total execution time of the instruction. 
.2 Canneal 
ontrary to the previous application (Blackscholes), which benefited from any MVL because of
ts high DLP, Canneal represents shorter vectors. As presented in Table 1 , this is an irregular
LP application, which increases the complexity to improve the performance even for the vec-
orized version. Although the analysis presented in Section 4.1.2 , mentions that the largest VL for
his application is 22 elements, the application was executed with all the configurations. This is
one to show the behavior when applications with short vectors are executed in hardware for
arge vectors. In addition, Figure 5 shows the initialization phase (INIT), which increases fromACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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.56 seconds in the scalar version to 4.95 seconds in the vectorized version by adding the array
an_locs . ROI represents the region of interest to be evaluated. 
As was pointed out in Section 4.1.2 , the configuration with MVL = 8 elements would obtain a
AO speedup of 0.9x, and this speedup would decrease as the MVL parameter is increased. Results
resented in Figure 5 exhibit a behavior close to that expected. In this case, the configuration with
n MVL = 16 obtained the best performance, achieving 1.64x of speedup over the scalar version
ROI Section) for the single lane configuration and 1.88x of speedup for the eight-lane configura-
ion, and as the MVL parameter was increased the speedup starts to decrease, as is expected. This
ifference with the VAO speedup suggests that about half of the remaining scalar instructions can
e amortized beneath vector execution. Note that the VAO speedup for the different lane configu-
ations is not shown, since, for this application, a linear increase is not expected. In general, the low
peedup is mainly because this application has an irregular DLP pattern, including intensive in-
exed memory accesses, which are very expensive in terms of latency. Furthermore, performance
s limited by the large number of scalar instructions executed, and as mentioned before, about half
f scalar instructions cannot be amortized underneath vector execution. This is because the scalar
ore waits for the result from the vector engine to compute the final routing cost and decides if
he current elements should be swapped or not. For larger MVL configurations, the speedup starts
o decrease, as was expected. In fact, for MVL = 128 and 256, the scalar version is faster than the
ectorized version, since the number of Vector operations increase notably because of the comple-
entary instructions added by the compiler, and which uses the MVL allowed by the hardware.
n Section 4.1.2 two factors were identified causing the possible speedup degradation, the context
ave and context restore task, and the generated vector move instructions necessary to use the
ector registers as arguments in the function swap_cost . One more culprit that cannot be inferred
rom analyzing the assembly code. According to the specifications [ 12 ], when the application VL
s smaller than the MVL, the remaining elements (tail elements) must be set as “0.” This means
hat for larger MVL, more tail elements must be set. On applications where the MVL is fully used,
his case is not a problem. 
.3 Jacobi-2D 
esults presented in Figure 6 show a speedup of 1.79x for one-lane configuration, which is higher
han the VAO speedup (1.09x). This happens because most of the remaining scalar instructions can
e amortized beneath vector execution. As the MVL increases, the speedup increases up to 2.99x,
s was expected. Regarding the increase in the number of lanes and the expected linear increase,
t is not completely accurate. Configurations with small- and medium-size MVL do not benefit
onsiderably from adding more lanes, unlike configurations that use large vectors. Looking at the
onfigurations with an MVL = 256, almost a linear speedup increase can be seen. As mentionedCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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i  efore, the speedup increase is strongly related to the start-up time. It is incurred in all configura-
ions, but for larger MVL configurations, the start-up time becomes negligible. 
.4 Particle Filter 
article Filter (PF) is an interesting application to analyze, because it combines the use of expensive
perations like logarithm, cosine, and square root with special operations with masks. vfirst.m and
popc.m vector mask instructions write the final results to a scalar register. In that sense, these
perations cause the scalar core to stall because of the higher number of scalar dependencies. 
According to the static code analysis presented in Section 4.1.4 , the VAO speedup is 1.27x for
VL = 8 and one-lane configuration. There is no speedup over the scalar version, as can be seen in
igure 7 . In general, all the VAO speedups are higher than those already obtained for the different
onfigurations. As previously suggested, the final speedup would be affected by a considerable
umber of stalls in the scalar core, which would not be removed until the vector engine finishes the
omputation of the current iteration. Based on the results, it can be concluded that for applications
uch as Particle Filter in which many of the remaining scalar instructions cannot be amortized
eneath vector execution because of the generated scalar dependencies, there could be significant
mprovements by using an out-of-order superscalar core instead of a superscalar in-order core.
or the out-of-order case, it would be possible to advance independent scalar instructions and also
ontinue feeding the vector engine. 
.5 Pathfinder 
s mentioned in Section 4.1.5 , Pathfinder application is interesting, since it presents a high percent-
ge of vector element manipulation instructions. Thus, it is possible to evaluate the implemented
nterconnection topology between lanes. In this case, the base model is using a ring interconnec-
ion, where to move one element to another lane, the cost in latency is the distance between the
rigin and the destination lanes. Several elements can be computed in parallel in multiple lanes.
n this particular case, the algorithm makes use of slide1up and slide1down vector instructions,
here the elements are displaced by only one position. In that sense, the ring interconnection is
nough to get a good speedup for this application, since it will require only one cycle to move
ne element from the current lane to the destination lane. Also, each lane can send one element
o the ring interconnection in the same cycle, and one cycle later all the lanes will receive their
orresponding data. It is clear that these operations can take advantage of the parallel lanes. 
The results presented in Figure 8 exhibit a behavior very close to the VAO speedup (1.8x) for
VL = 8 and one lane configuration, and as the MVL parameter increases, higher speedups can be
chieved. For multi-lane configurations, the expected linear speedup increase is not achieved. It
s clear that configurations with small- and medium-size MVL do not benefit considerably fromACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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Fig. 8. Pathfinder runtime/speedup. 
























dding more lanes, unlike configurations that use large vectors. As mentioned several times before,
his is because, in all configurations, the start-up time has to be paid, but for larger MVLs, the start-
p time becomes negligible. 
.6 Streamcluster 
esults are presented in Figure 9 . For MVL = 8 and one lane configuration, a speedup of 1.68x is
btained, which is very close to the VAO speedup (1.75). As the MVL slightly increases, improve-
ents can be seen. However, from MVL = 64 to MVL = 128, the speedup decreases notably. There
re several factors causing this low speedup increase and the sudden decrease when MVL = 128.
irst, for larger vector lengths, the number of vector operations increases notably, then, more time
s needed to execute those vector operations. Second, there is a reduction operation after the “for ”
oop. This operation is executed only once regardless of the VL size. Then, for short vectors, this
peration has relatively less overhead; but for long vectors, this operation consumes more time.
inally, the resultant scalar value of the reduction is sent immediately to the scalar core to compute
he cost of opening a new center. Thus, in this step, the core stalls until it receives these data, then
omputes the cost and finally iterates again. 
The addition of parallel lanes helps to achieve better speedups. The improvements are not good
nough to justify the use of parallel lanes for this application. As mentioned before, this application
s memory bound, and then the speedup is mainly limited by the memory subsystem. 
.7 Swaptions 
or the scalar implementation, a block size of 32 elements presents the best performance. For
 larger block size, the L1 cache miss rate increases. For the vectorized version, it is a little bit
ifferent, as a block size of 128 elements gives better performance, achieving 6.8x speedup overCM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 
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t  he scalar version regardless of the cache miss increase. The largest VL allowed by the application
s related to the block size parameter ( BLOCK_SIZE ); when increasing the BLOCK_SIZE parameter
eyond 128, the speedup decreases, as shown in Figure 10 (SPEEDUP L2-256KB ). It is because the
iss rate in the last level cache (LLC) starts to increase. For those vector architecture designs
argeting large vectors, the size of the LLC is crucial, because a miss in LLC will require access to
he main memory. In Reference [ 20 ] a miss rate study is presented for all programs in the PARSEC
enchmark suite, where for Swaptions, it is shown that for a cache size of 1 MB, the miss rate is
educed notably. 
Figure 10 also shows a new evaluation for Swaptions ( SPEEDUP L2-1MB ), changing the L2 Cache
ize in the system configuration presented in Table 10 from 256 KB to 1 MB. The results support
he observations presented in Reference [ 20 ]. It is possible to observe that for an MVL configura-
ion smaller than 128, the improvements are not visible (but there are some improvements). For
VL configuration larger or equal to 128, the improvements can be seen, achieving a speedup of
.23x for an MVL = 256. In contrast, in previous results, for MVL equal to 256, the performance is
ecreased. This is an example where it is important to design a vector architecture with an optimal
VL based on the predefined cache configuration. 
It is interesting to compare the obtained versus the expected results. The obtained speedup
or MVL = 8 and one lane configuration is 1.03x, which is lower than the VAO speedup (1.24x).
onfigurations with small- and medium-size MVL do not benefit considerably from adding more
anes, unlike configurations that use large vectors. This is mainly because, in all configurations,
he start-up time is incurred. Contrarily, for MVL = 256 and the different number of lanes, almost a
inear speedup increase can be seen. 
 RELATED WORK 
tanic [ 39 ] presents a set of tools for rapid initial research on vector architectures. The first tool
s called VALib, a library that enables hand-crafted vectorization of applications by adding calls,
hich is similar to programming using intrinsics. VALib is not bound to any specific vector ISA.
y using this tool, it is possible to collect data for detailed instruction-level characterization and to
enerate input traces for a second tool called SimpleVector. This second tool is a fast trace-driven
imulator used to estimate the execution time of a vectorized application on a candidate vector
icro-architecture. This simulator can be used for preliminary evaluation and early parameter
xploration but does not provide the accuracy given by execution-driven simulators. 
Cebrian [ 23 , 40 ] presents PARVEC, a vectorized version of the PARSEC benchmark suite. ParVec
ectorized 8 of the 13 applications of the PARSEC suite for SSE, AVX, and NEON ISA’s, Some of
hem obtaining high speedup over the scalar implementation (Blackscholes, Swaptions) and othersACM Transactions on Architecture and Code Optimization, Vol. 17, No. 4, Article 38. Publication date: November 2020. 














































Fluidanimate, Vips) did not get any speedup improvement mainly because of the nature of the
pplication (organization of the input, not related to size, etc.). The ParVec suite is available for
he computer architecture community. The lack of a micro-architectural simulator for those ISA’s
oes not allow the computer architecture community to test new ideas at the micro-architectural
evel. Although the ISA’s supported by PARVEC can be classified as Multimedia instruction set
xtensions, the similarities with the code for RISC-V Vector Extension ISA is extensive, mainly for
rithmetic and covert operations. However, there are others like slide operations that usually are
ot presented in short vector ISA’s. In this sense, PARVEC was a great tool for understanding how
o vectorize some applications from the PARSEC Benchmark Suite. 
The ARM Architecture research team has been working on tools for the community to boost
he use of ARM infrastructure in academia and they have presented these tools in several talks
bout Vector Architecture for HPC based on Arm SVE [ 41 ]. The SVE tool-suite includes the Arm
ompiler, the Arm Instruction Emulator, and the Research Enablement kit, which allows system
odeling using gem5. The implemented gem5 models correspond to the Armv8-A-based CPU
iming model (HPI) with support for SVE. The toolkit also includes documentation about how to
un the benchmarks, specifically the PARSEC benchmark suite. 
 CONCLUSIONS 
his work has presented two tools. First, an extended version of the gem5 simulator that includes a
ISC-V Vector Architecture model. This model can be configured with different parameters (MVL,
umber of physical registers, number of lanes, etc.), having a flexible and customizable model that
ts with the research requirements. Second, a RISC-V Vectorized Benchmark Suite. In addition, a
tudy of every vectorized application and its corresponding execution in the vector engine model
s given, highlighting the degree of vectorization achieved with the applications and the close
elationship with the expected and obtained performance. 
Some future directions our team is going to follow are given as the next steps in this research,
aking as a base all the previously described work. On the one hand, it is well-known that ap-
lications such as Blackscholes, Jacobi-2D, and Swaptions, which present regular and high DLP
atterns, will exploit in an efficient way designs for short, medium, and large MVL. On the other
and, applications that present low DLP can only exploit in an efficient way hardware designed
or short vectors. However, executing those applications in hardware for large MVL brings several
isadvantages, as was shown in the study. In that sense, finding a way to obtain a more gen-
ral vector architecture able to handle different DLP patterns in an efficient way is a challenge in
xamination. Reconfigurable vector architectures with the ability to modify their own structures
epending on the application’s needs could improve the performance for those applications where
ost of the hardware remains unused. For example, it is possible to make independent use of dif-
erent lanes by advancing the execution of instructions in each one, however, what would happen
f the data required by one lane were allocated in a different lane? Perhaps it is necessary to devise
 new control structure to keep track of the current location of every physical register, to issue
he instructions in a more intelligent way and avoid data movement as much as possible. Another
ption could be to use all unused space in the VRF as a stack, and then the vector engine could
erform a context save in a faster way. All these ideas and many more could be studied using this
ew platform, providing a useful and functional tool for the computer architecture community. 
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